EIA Low ESR
Multi-Layer Ceramic Capacitors

0708N (0.070” x 0.080”)

Product Features

- High Q
- High Power
- Low ESR/ESL
- Low Noise
- High Self-Resonance
- Ultra Stable Performance
- Capacitance Range: 0.1pF to 100pF
- Working Voltage: 500V

Product Applications

Typical Functional Applications:

- Tuning • Bypass • Coupling
- Feedback • D.C. Blocking
- Impedance Matching

Typical Circuit Applications:

- UHF/Microwave RF Power Amplifiers
- Mixers • Oscillators • Filter Networks
- Low Noise Amplifiers • Timing Circuits and Delay Lines



Part Numbering



Capacitor Dimensions

Unit: inch (millimeter)

Code	Term.	Length	Width	Thickness	Overlap
		Lc	Wc	Tc	B
W	Chip	0.065 ± 0.006 (1.65 ± 0.15)	0.080 ± 0.006 (2.02 ±0.15)	0.100 ±0.008 (2.54 ±0.20)	0.020±0.004 (0.50±0.10)

Capacitance Tolerance Codes

Code	B	C	G	J
Tol.	±0.1pF	±0.25pF	±2%	±5%

EIA Low ESR
Multi-Layer Ceramic Capacitors

0708N (0.070” x 0.080”)

Terminations Types and Codes

Termination Code	Termination
W	100% Sn Solder over Nickel Plating
L	90%Sn10%Pb Tin/Lead

Voltage Code

Voltage	Code
500V	501



0708N Capacitance Values

For special capacitances, tolerances and WVDC, please contact PPI.

Cap. pF	Cap Code	Tol.	Rated WVDC	Cap. pF	Cap Code	Tol.	Rated WVDC	Cap. pF	Cap Code	Tol.	Rated WVDC	Cap. pF	Cap Code	Tol.	Rated WVDC
1.0	1R0	B,C	500V	2.7	2R7	B,C	500V	10	100	G,J	500V	39	390	G,J	500V
1.1	1R1			3.0	3R0			11	110			43	430		
1.2	1R2			3.3	3R3			12	120			47	470		
1.3	1R3			3.6	3R6			13	130			51	510		
1.4	1R4			3.9	3R9			15	150			56	560		
1.5	1R5			4.3	4R3			16	160			62	620		
1.6	1R6			4.7	4R7			18	180			68	680		
1.7	1R7			5.1	5R1			20	200			75	750		
1.8	1R8			5.6	5R6			22	220			82	820		
1.9	1R9			6.2	6R2			24	240			91	910		
2.0	2R0			6.8	6R8			27	270			100	101		
2.1	2R1			7.5	7R5			30	300						
2.2	2R2			8.2	8R2			33	330						
2.4	2R4			9.1	9R1			36	360						

EIA Low ESR
Multi-Layer Ceramic Capacitors

0708N (0.070” x 0.080”)

Electrical Specifications

Quality Factor (Q)	2,000 at 1 MHz min.
Insulation Resistance (IR)	10^5 Megaohms min. @ +25°C rated WVDC 10^4 Megaohms min. @ +125°C rated WVDC
Rated Voltage	500V
Dielectric Withstanding Voltage (WVDC)	250% of Rated Voltage of 5 seconds, Rated Voltage ≤500 VDC
Operating Temperature Range	-55°C to 175°C
Temperature Coefficient (TC)	0±30ppm/°C
Capacitance Drift	±0.02% or ±0.02pF, whichever is greater
Piezoelectric Effects	None

Environmental Specifications

	Specification	Test Parameters
Thermal Shock	No mechanical damage **Capacitance Change:** ±0.5% or 0.5pF max **IR:** >10 G Ohms Q>500 Breakdown Voltage: 2.5x WVDC	MIL-STD-202, Method 107, Condition A. At the maximum rated temperature (-55°C and 175°C) stay 30 minutes, the time of removing shall not be more than 3 minutes. Perform five cycles.
Humidity (Steady State)	No mechanical damage **Capacitance Change:** ±0.5% or 0.5pF max **IR:** >1 G Ohms Q>300 Breakdown Voltage: 2.5x WVDC	MIL-STD-202, Method 106
Low Voltage Humidity	No mechanical damage **Capacitance Change:** ±0.3% or 0.3pF max **IR:** >1 G Ohms Q>300 Breakdown Voltage: 2.5x WVDC	MIL-STD-202, Method 103, Condition A, with 1.5 Volts DC applied while subjected to an environment of 85°C with 85% relative humidity for 240 hours minimum.
Life	No mechanical damage **Capacitance Change:** ±2.0% or 0.5pF max **IR:** >1 G Ohms Q>500 Breakdown Voltage: 2.5x WVDC	MIL-STD-202, Method 108. For 1000 hours, at 175°C. 200% of Voltage for Capacitors, Rated Voltage ≤ 500VDC
Terminal Adhesion	Termination should not pull off. Ceramic should remain undamaged	Test per MIL-STD-202, Method 211. Terminations for chips withstand a pull of 5lbs min., 15lbs typical, for 5 seconds in direction perpendicular to the termination surface of the capacitor.
Resistance to Soldering Heat	No mechanical damage **Capacitance Change:** -1.0%~+2.0 **IR:** >10 G Ohms Q>500 Breakdown Voltage: 2.5x WVDC	Preheat device to 150°C -180°C for 60 seconds. Dip in 260°C ±5°C solder for 10 ±1 second. Measure after 24± 2 hour cooling period.

Capacitors are designed and manufactured to meet the requirements of MIL-PRF-55681 and MIL-PRF-123.

ESR vs. Frequency





First Parallel Resonance



Definitions and Measurement Conditions

The **First Parallel Resonance, FPR,** is defined as the lowest frequency at which a suckout or notch appears in |S21|. It is generally independent of substrate thickness or dielectric constant, but does depend on capacitor orientation. A vertical orientation means the electrode planes are perpendicular to the substrate.

The definitions on the charts are for a capacitor in a series configuration, i.e., mounted across a gap in a microstrip trace with 50-Ohm termination. The measurement conditions are: substrate – Rogers 3003C; substrate dielectric constant = 3.00; substrate thickness (mils) = 40; gap in microstrip trace (mils) = 28; microstrip trace width (mils) = 100; Reference planes at sample edges.

All data has been derived from electrical models created by Modelithics, Inc., a specialty vendor contracted by PPI. The models are derived from measurements on a large number of parts disposed on several different substrates.

First Series Resonance



Definitions and Measurement Conditions

The **First Series Resonance, FSR,** is defined as the lowest frequency at which the imaginary part of the input impedance, Im[Zin], equals zero. Should Im[Zin] or the real part of the input impedance, Re[Zin], not be monotonic with frequency at frequencies lower than those at which Im[Zin] =0, the FSR shall be considered as undefined (represented as a gap in the plot). FSR is dependent on internal capacitor structure; substrate thickness and dielectric constant; capacitor orientation, as defined alongside the FPR plot; and mounting pad dimensions.

The definitions on the charts are for a capacitor in a series configuration, i.e., mounted across a gap in a microstrip trace with 50-Ohm termination. The measurement conditions are: substrate – Rogers 3003C; substrate dielectric constant = 3.00; substrate thickness (mils) = 40; gap in microstrip trace (mils) = 28; microstrip trace width (mils) = 100; Reference planes at sample edges.

All data has been derived from electrical models created by Modelithics, Inc., a specialty vendor contracted by PPI. The models are derived from measurements on a large number of parts disposed on several different substrates.

Q vs. Capacitance





Capacitor Application Program

PPI’s brand new online Capacitor Application Program (C.A.P.) helps Engineers and Designers select capacitors according to parameters such as cap value and frequency. C.A.P. allows engineers to insert capacitors requirements (Cap value, Frequency), producing Scattering Matrices (S2P) Charts while providing options (Case Size, Terminations, Mounting), and parameters (ESR, Q, Impedance) along with Datasheets. Once engineers have determined their capacitor requirements, C.A.P. also includes online Requests For Quotes (RFQs) and/or sample requests.



Modelithics Vendor Program

PPI offers design engineers a Free 90-Day Trial license for the Modelithics PPI Component Library. This program provides engineers access to extremely accurate scalable simulation models for Passive Plus capacitors with advanced features that enable a more precise and rapid design process.
Microwave Global Models include every part value in a series and permit users to input substrate thickness, dielectric constant, and loss tangent, as well as mounting pad layout dimensions. Selected models also include capacitor orientation – vertical or horizontal – as an input. Engineers can request FREE use of the models by visiting the https://www.modelithics.com/MVP/PPI.

Recommended Land Pattern Dimensions

Regarding Landing Patterns, please refer to IPC-7351B (table 3-5, 3-6).

EIA Low ESR
Multi-Layer Ceramic Capacitors

0708N (0.070” x 0.080”)

Tape & Reel Specifications – Vertical Orientation

Orientation	Measurement Unit	W	P0	P1	T	F	Minimum Qty per Reel	Std Qty per Reel	Tape Material
V	in.	0.472	0.157	0.157	0.012	0.217	500	1500	Plastic
	mm	12.00	4.00	4.00	0.30	5.50			



Dimensions: mm

$A_0B_0K_0$

- Determined by component size. Typical clearance between the cavity and the component is: .50 (.002) min to .65 (.026) max for 12mm tape.
- The component cannot rotate more than 20° within the determined cavity.

Engineering Design Kits

PPI offers Design Kits for engineers who are building and testing prototypes. Each kit contains 16 values;10 pieces per value.

Kits are 100% RoHS compliant.

Kit Number	Value Range	Values	
DKD0708N01	**1.0 - 10pF**	1.0, 1.2, 1.5, 1.8, 2.0, 2.2, 2.4, 2.7, 3.0, 3.3, 3.9, 4.7, 5.6, 6.8, 8.2, 10pF	RoHS
DKD0708N02	**10 - 100pF**	10, 12, 15, 18, 20, 22, 24, 27, 30, 33, 39, 47, 56, 68, 82, 100pF	RoHS